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Most of the available DFE equalizers were realized by using digital FIR filters
preceded by a flash AID converter. Both the FIR filter and flash A/D converterare the
major contributers to the power dissipation. However, this project focuseson the analog
IC implementations of the DFE to achieve high speed and lowpower consumption. In
other words, this project gets intensively involved in the design of a large -input highly-
linear voltage-to-current converter,the design of a high-speed low-power 6-bit
comparator, and the design of a high-speed low-power 6-bit current-steering D/A
converter.
The design and layout for the proposed analog equalizer are carried out ina 1.2
pm n-well CMOS process. HSPICE simulations show that an analog DFE with 100 MHz
clock frequency and 6-bit accuracy can be easily achieved. Thepower consumption for
all the analog circuits is only about 24mW operating undera single 5V power supply.
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Chapter 1. Introduction
This thesis presents the design of an analog Decision Feedback Equalizer (DFE)
used in hard disk-drive read channels. Circuits which realize the major and key function
blocks in the DFE are discussed in detail. The layout for all the circuits has been
completed in 1.2 pm CMOS technology, and the entire DFE will be fabricatedvery soon.
1.1 System Introduction
An analog decision feedback equalizer (DFE) has advantages overa digital
implementation of a DFE in terms of speed, power consumption, and chiparea
[1],[2],[3]. Fig.l shows a simplified block diagram of a hard-disk drive read channel with
a DFE included. The channel signal suffers from the causal and non-causal intersymbol
interference (ISO. The forward filter is responsible for removing the non-causal ISI. An
all-pass continuous-time filter with more phase delay at higher frequencycan be used to
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Fig 1.1 Simplified disk-drive read channel block diagram2
meet the specification. The output of the forward filter is only with causal ISI. The DFE
stage will be responsible to remove this causal ISI by using a linear combination of the
past decisions at the output of the comparator.
The feedback filter in the DFE performs a weighted summation of thepast output
decisions of the comparator, that is,
B,y, (ntaps)
where y; is the decision output of the comparator and C, is the coefficient of the linear
combination. This summing result 13, is subtracted from the output of the forward filterto
cancel the causal ISI. The weighted coefficients C;are determined by the channel
characteristics and are referred to as ISI factors. This project onlyconcentrates on the
DFE design.
The block diagram of the proposed analog DFE is shown in Fig1.2. The output
of the forward filter is a differential voltage signal. In orderto achieve high speed, the
voltage signal has been changed to a current signal viaa transconductor with a large
input range. A fully differential-mode signal processing has been chosenin order to
reject the noise in the system. The summing circuit isan analog current summation
circuit which performs the subtraction between the feedback and theconverted input
current signal. An 8-tap FIR filter is the only digital part remaining in the DFE andis
used to perform the linear weighted combination function. Highaccuracy and zero offset
are the advantages by using the digital FIR filter.
Because the output of the feedback FIR filter is digital,a D/A converter with
differential current output must be included in thesystem. The main clock frequency for3
the DFE system has been set at 100 MHz. The LSB current value is set at 3 pA. This is
based on the power-speed tradeoff. For example, the value of the LSB current must be
larger than the smallest identifiable input current in the comparator.
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Fig 1.2 Block diagram of the analog DFE
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This thesis presents a design for an analog DFE, which includesan large-input V-
to-I converter, current summing stage, a high speed comparator, anda 6-bit D/A
converter. All the circuits are operated under a 100 MHz clock and a single 5V power
supply. Chapter 2 introduces the design of the highly linear V-to-I converter and the
current summing stage with at least 6-bit accuracy. Both circuits exhibit more than 35
MHz bandwidth. Chapter 3 considers the high speed comparator design. Speed
limitations and clock settling are the major concern in the design. Chapter 4 focuseson
the design of the 6-bit 240 MHz D/A converter. A new differential switch driver has
been proposed, and the tradeoff between speed and power consumption isalso
considered. Finally, Chapter 5 gives the simulation results of the DFE, conclusions, and
directions for the future work.4
Chapter 2. High Linear Large Input V-to-I Converter
This chapter discusses the design of the high linear large-input V-to-Iconverter
(transconductor) and the current summing circuit. It will be shown that the overall
accuracy can be enhanced by combining both circuits in one stage.
2.1 Input Range and Linearity Considerations
The simplest and most widely used V-to-I converter is the source-coupled
differential pair [5]. The basic circuit is shown in Fig 2.1. By using the simplifiedsquare-
law relationship for the MOSFET in saturation region and assuming M, and M2are
matched, the difference of the output currents is given by,
I I2=
11-213L1/111!Ls 17,2.
Iss sgn(Vin)
where 13 =ISW/L and Iss is the biasing current. It can be seen from the above equation that
in order to maintain a good linearity the input voltage should be smallerthan (Iss/I3)"
which is typically about 50mV. That is much smaller than the input of theproposed
DFE. Therefore, the simple source-coupled differential paircan not be used here.
A simple way to increase the input signal range while maintaininga good
linearity is by using source degeneration technique [5]. A typical circuit isshown in Fig
2.2. Transistors M, and M2 work as a source follower and most of the inputsignal voltage5
is applied to the resistor R. The resistor R can be replaced by a MOSFET biased in triode
region and hence the transconductance gm of the V-to-I converter becomes tunable.
Fig 2.1 Source-coupled differential-pair
This circuit works well with a large input signal, up to 1V peak to peak.
However, its output current harmonic distortion is not as smallas the DFE requires. The
high harmonic distortion is mainly contributed by the back-gate effects in M, and M,.
From Fig 2.2 we can see that the source to the substrate voltage Vs of M, and M2 is
approximately equal to ±V,}2. This large V makes the threshold voltages VT, and VT,in
M, and M2 have a nonlinear relationship with the input Vm. Therefore, although the signal
gate to source voltage Nc is much smaller than V., the drain current Id (= 13(Vg,- Vi.)2 )
still has a severely nonlinear relationship with V. because of the VT variation.
Fig 2.2 Large input-range transconductor6
In order to avoid the back-gate effect and reduce the harmonic distortion,a
PMOS-pair transconductor can be implemented in our n-well CMOS technology. The
circuit is shown in Fig 2.3. The bulk terminals in both M, and M2 have been connectedto
the corresponding sources and hence V. = 0 in both M, and M2. The mainconcern with a
PMOS transistor is its lower speed. However, our simulations basedon the 1.21.1m
CMOS parametersandthe BISM level-28model showthatthe PMOS -pair
transconductor's bandwidth can reach to as high as 60 MHz, which is good enough inthe
proposed DFE application.
Vdd
Fig 2.3 High-linear PMOS transconductor
The PMOS transconductor has been chosen to designour V-to-I converter. The
simplified schmematic is shown in Fig 2.4. Transistor M3 simulatesthe degeneration
resistance, while M, and M, are the biasing currentsources for the PMOS pair M, and
M2. Transistors M6 and M, are used here to isolate the current summingnode d, and d,
from the switching noises in the comparator. Diode-connectedtransistors M8 and M9
convert the summing current into a differential voltage which in turn is sampled and
compared in the comparator.7
Fig 2.5 gives the simulated output currents Id, and 1,2 whena 35 MHz I V peak-
peak sinewave input signal is applied. The measured total odd-order harmonic distortion
in I, ( 1 ) is about -38 dB. The even-order harmonic distortion isnot a big concern in
our design because it appears as an additional common-mode signal to both Id, and I,
and it will be rejected by the comparator. From Fig 2.5we can see that with a fully
differential input voltage shown in the upper subplot the output currents Id, and l,are not
fully differential but with a small difference between their correspondingabsolute
amplitudes. This is because the asymmetrical structure introduced by the connectionof
the substrate to the source of the transistor Mr In order to obtaina symmetrical structure,
an additional transistor should be added, as will be shown in section 2.3.
bias'
M8 M9 to latch(+)
24/1.2
Fig 2.4 The proposed PMOS V-to-I converter
Another major concern in the V-to-I converter is itsaccuracy. Because the biasing
current sources M, and M5 in Fig 2.4 are not a perfect constant currentsource but with a
finite output resistance induced by the transistor channel-lengthmodulation, an error3.02
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Fig 2.5 Simulated output currents in the transconductor
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current exists in the output currents Id, and I. Simulations show that with 0.5V to I V
input V applied, the error currents introduced by the finite output resistances in the
biasing current sources range from 10pA to 20pA, which are larger than 3pA (LSB). In
order to achieve the required accuracy, these error currents must be reduced to less than
1.5pA (0.5LSB). This can be realized by combining the PMOS transconductor with the
current summing circuit, as will be explained in the next two sections.
2.2 Current Summing Circuit
We use a simple current-mirror to mirror the output current of the D/A converter
to the transconductor stage. The simple current-mirror also works as a low-pass filter to
filter out part of the high frequency glitch noise from the D/A converter. Bya proper
combination of the PMOS transconductor and the summing circuit, the output current
from the D/A converterissubtracted from theoutput current of the PMOS
transconductor. At the same time, the error current in the PMOS transconductor
mentioned in Section 2.1 is cancelled by the similar error current in the simplecurrent-
mirror, and thus the accuracy in both simple current-mirror and the transconductor is
increased. This will be explained in detail in the next section.
2.3 A High Accuracy V-to-I Converter
The error current in the PMOS transconductor mentioned in Section 2.1can be
cancelled by combining the transconductorwiththecurrentsummingcircuit
together,as is shown in Fig 2.6. The V-to-I converter is composed by transistors M.,
to MR plus. MIA, M2A and MR, (MR2), while M9 to M12 plus M,R and M construct the
current summing circuit in which M9 and M10 (or M and M12) work as a simple current
mirror. Two transistors MR, and MR2 are used here to make the V-to-Iconverter structure10
symmetrical.It also should be noted that the transistors M18 and M28 are used herenot
only to bring the DAC output currents to the V-to-I converter to be subtracted but alsoto
work as a voltage source follower.
Because the input signalis a fully differential voltage, the error currents
introduced by M, and M, due to the channel length modulation are opposite in phaseto
the error currents introduced by M4 and M due to their channel length modulation
effects.If we assume the voltage gains in the source followersMIA(M2A) and M,(M,)
are the same, and make the channel length L,(4) of the transistor M, (or M4) and the
channel length L00 of the transistor M10 (or Mil) satisfying with the following equation,
12(or 13)
L(4) 1.410(12)
all of the error currents will have the same amplitude. Currents I, (I ) and I2(l,)are the
total currents flowing through the corresponding transistors. The simulated result shown
in Fig 2.7 confirms the above analysis. By cross-connecting the drain terminalsbetween
the transistor pairs of M,,(A) and M,,the error currents which have the same amplitude
but with opposite phase will be added together at the current summing nodes. Therefore,
the error components induced by the transistor channel length modulation willbe exactly
cancelled in the final output currents. In practice, a complete cancellation isnot easy to
achieve because the output currents I, and I, of the D/A converter changeat each clock
period. Fortunately, the changes in I, and I, are smallonce the read channel becomes
stable. Therefore, most of the error currents will be cancelled.
The simple current-mirror accuracy has also been improved. Oneof the main
error sources in the current-mirrors comes from the unbalanced voltages between the11
current driving terminal and the current output terminal. By virtue of the transistor
channel length modulation effect, the unbalanced voltage at the output terminalgenerates
an error current which is not controlled by the gate-source voltage of the transistor.
However, in our circuit given in Fig 2.6, this error current in the current-mirrorhas been
used to cancel the error current in the transconductor. Relatively large transistorsize has
also been chosen for the transistors in the current-mirrors in orderto reduce the error
introduced by transistor mismatch. Therefore, the current-mirrors used inthe circuit
shown in Fig 2.6 can achieve a high accuracy.
Vdd
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Fig 2.6 High accuracy V-to-I converter and summingcircuit12
The total harmonic distortion in the output currents at nodes d, and d2 shown in
Fig 2.6 remains at the same level as the PMOS transconductor if the transistors Ms and
M6 have been properly biased. Our simulations with 1% parameter mismatches show that
the total odd-order harmonic distortion in the circuit shown in Fig 2.6 is about -35.5dB.
The total power dissipation has been found as 5.6 mW.
2.4 Summary
The proposed source degenerated PMOS differential pair overcomes the tradeoff
between the signal input range and the output current linearity. Simulations with 1%
parameter mismatches in the transistors have shown that the total odd-order harmonic
distortion in the output current is about -35.5dB when a 1V peak-peak sinewave input
voltage is applied. This result is good enough to be applied in the proposed DFE
application. However, a higher accuracy DFE might require harmonic distortion smaller
than -35dB. In this situation, an additional PMOS transistor paircan be added to cross-
coupling with the circuit shown in Fig 2.4. By properly scaling the transistor sizes and
the biasing currents, a further cancellation of the remaining odd-order nonlinearitiescan
be achieved [6].
Accuracy is another major concern in the V-to-I converter. The MOSFET
channel length modulation limits the accuracy of the PMOS transconductor. However, in
the circuit shown in Fig 2.6, by cross-coupling the current summing circuitwith the
PMOS transconductor the error currents in both current summing circuit andthe PMOS
transconductor cancel each other. Hence, the overall accuracy has been enhanced.INPUT V TO ICONVERTOR SHOWN IN FIG 2.6
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Chapter 3. High Speed Comparator with 6-bit Resolution
The design of a high speed comparator achieving 6-bit resolution is presentedin
this chapter. The comparator is operated under a 100MHz single phase clockwithout
employing the offset cancellation technique. The requirement for achievinghigh
operating speed is highlighted in the overall design.
3.1 Speed Considerations
The conventional high speed CMOS comparators are all basedon the simple latch
structures, as is shown in Fig 3.1 [7],[8],[9]. This circuit consists of an NMOS flip-flop
composed of M3 and M4, apair of NMOS transfer gates for strobing, anda PMOS flip-
flop composed of M7 and K. Capacitor CA is the total stray capacitance connectedto the
drain terminals of M1 and M4, while CE, is the total stray capacitanceconnected to
Vdd
Me \117 Ms 'N/110
out (-) ° ICsI.
CB
CA
input (+) input (-)
M, Ms
-0out (+)
Fig 3.1 Conventional high speed CMOScomparator15
the output nodes. Because CA consists mainly of the drain capacitances of the small size
NMOS transistors M, to M6 while CB is contributed by the drain capacitances ofthe
transistors M5 and M6 and by the drain and gate capacitances of the large PMOS
transistors M, to MB), CR is at least 3 times larger than CA [7], [8].
The dynamic operation of this circuit is divided into reset interval during phase C2
and comparison (regeneration) interval during phase C,.At the reset interval (C, is high),
transfer gates M5 and M6 are 'off. The output will be prechargedup to power supply
voltage level by the precharge transistors M9 and M10, while the NMOS flip-flop will be
discharged to ground level by the two input transistors M, and M2. During the
comparison interval (C, is high), the transfer gates M, and M6are turned 'on' and currents
will flow from the PMOS flip-flop down to the NMOS flip-flop. The small difference in
the input will be amplified to a voltage swing nearly equal to thepower supply voltage
by the positive feedback in both the NMOS and PMOS flip-flops. The input offset
voltage comes from the mismatch between the input transistors M, and M2 and between
transistors M., and M4. The differential errors caused by charge injection whenturning on
the transfer gates M5 and M6 also increase the input offset voltage.
Based on the above explanation, the speed characteristic in thecomparator can be
divided into the resetting speed and the regeneration speed. Theresetting speed is
determined by the precharge rate in the precharge transistors M9and M,,, and the
capacitor CR, and by the recovery rate in the switch transistor M and thecapacitor CA,
depending on which one is slower. From the circuit shown in Fig 3.1, theprecharge time
constant is approximately equal to,
preRon, M9CB16
while the recovery time constant is roughly equal to,
re,
where R.,0,9 and Roo are the equivalent resistances when the corresponding transistors
are in linear region.Because is larger than R.,0 under the same biasing
conditions, and CR is larger than CA, is larger than T, and the resetting speed is
limited by the precharge rate.
In the same way, the regeneration speed is determined by both the gain in the
NMOS flip-flop and the gain in the PMOS flip-flop. The time constant related with the
NMOS flip-flop can be found as,
reg,NMOSCAigm3,4
while the time constant related to the PMOS flip-flop is,
reg,PMOSC8 / gm7,8
where g,..34 andgm,sare the transconductances in their corresponding flip-flop. It is well
known that the transconductance in an NMOSFET is abouttwo times larger than a
PMOSFET's under the same bias. Also, we already know that the capacitance CR islarger
than CA. Hence, the regeneration speed is mainly limited byTresPMOS
From the above analysis, we can conclude that the speed of thecomparator shown
in Fig 3.1 is limited by the PMOS flip-flop because of its largerstray capacitances and its
relatively smaller transconductance. The conclusion has also been verifiedby HSPICE17
simulations. The simulated results based on the 1.2pm CMOS parameters have shown
that the maximum clock frequency in which the comparator can be operated with 0.1PF
load is only about 69 MHz.
3.2 An Improved High Speed Comparator
Based on the analysis in the above section we know that thecomparator speed is
limited by the PMOS flip-flop because of its large stray capacitance contributionsto the
output nodes. By checking the circuit shown in Fig 3.1, we also know that the major
contributions of the stray capacitances come from the large gate capacitances in the
cross-coupling PMOSFET pair M, and K. In order to reduce the stray capacitancesat
the output nodes, we can simply eliminate the PMOS flip-flop and replace it withtwo
PMOS biasing current sources. The two precharge transistorsare also abandoned. This
finally results in our improved high speed comparator,as is shown in Fig 3.2.
Vdd
V-to-I output (+)
24/1.2
V-to-I output (-)
Fig 3.2 The proposed high speed comparator
24/L218
It can be seen from Fig 3.2 that only drain stray capacitances in the biasing
current sources M, and M8 are connected to the output nodes, and only an NMOS flip-
flop is used to regenerate the output. The transfer gates M5 and M6 are small-size
transistors and are always turned 'on' to keep the capacitance loads to the NMOS flip-flop
small. Because M5 and M6 are always 'on', there is no charge injections from M, and M6
and the input offset voltage in the improved circuit is smaller than the circuit in Fig 3.1.
The NMOS flip-flop amplifies the input difference and the amplified result is directly
transmitted to the output nodes via transistors M5 and M6. Hence, a higher operating
speed in the improved comparator can be expected.
The biasing current supplied by the transistors M, and M8 must be large enough to
avoid the slew limitation occurring at the output nodes. If the comparator works at 100
Mhz clock frequency and the output voltage swing is about 5V, the slew-rate at the
output nodes must be larger than 1000V/ps. Assuming that the total capacitance at the
output nodes is about 0.2 PF, then the biasing current must be at least equal to or larger
than 200pA. The increased power consumption is the price paid for increased speed.
Fig 3.3 gives the simulated results for the improved comparator shown in Fig 3.2.
The clock frequency is set at 120MHz, and the biasing current is set at about 400pA. The
fully differential output currents from the V-to-I converter are changed into differential
voltages in the diode connected transistors M and M,2, which in turnare sampled when
the switches S, and S2 are closed and are held in the gate capacitances of the transistors
M, and M2. When S, and S2 are opened, the difference in the input differentialcurrents
which come from the V-to-I converter has been set at about 4pA, which is lessthan
1LSB in the DFE (1LSB = 2x3 pA). From Fig 3.3, wecan see that the comparator has
made the right decisions based on the input differential currents. The simulatedtotal
power dissipation in this circuit has been found as 6.2 mW.204.0U _
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3.3 Consideration in DFE Application
The proposed comparator shown in Fig 3.2 can be directly used inour analog
DFE. However, there are two additional considerations worth mentioning. First,the
output decision of the comparator in the DFE must be brought out of the chip. In orderto
release the design of the pin drive circuit, the decision of thecomparator must be held
longer enough until the next decision. Because the proposed comparator worksunder a
single phase clock and its output decision only valid during the regeneration halfperiod
(only 5nS if clock frequency is 100MHz), additional digital gates have been addedto the
comparator, as is shown in Fig 3.4. It can be seen that the phase of the clock C2 isa little
bit ahead than C and C2 is used as an enable/disable control logicto the R-S latch.
Vdd
Vout 1 Vout2
Out 1 Out2
Fig 3.4 The comparator applied in DFE21
After a decision has been made by the comparator and right before thereset clock
C, is in effective, the control clock C2 disables the R-S latch. Therefore, the decisionwill
be continuously stored in the R-S latch until the next decision is generated. Hence,each
output decision will be held for about lOnS with 100 MHz clock.
The second consideration regards the input sampled signals in thecomparator.
From Fig 3.2 we can see that the control clocks of the sampling switches S,and S2 are
the same as the resetting clock. Because of the clock feedthrough and thecharge
injections in the switch transistors S, and S2,the sampled signals stored at the gates of
M, and M, are not stable at the beginning when the switches S, and S.are turned 'off.
Therefore, if we turn off the switches S, and S2 at thesame time with the resetting switch
turning off, the comparator will make its decision based on the unstable sampledsignals
and an error decision could be made. To overcome this problem,we make the switches
S, and S2 turned off a little earlier than the resetting switch turned off.This will give
some free time to allow the sampled signal settling.
A simulated result for the circuit shown in Fig 3.4 is given in Fig3.5. It can be
seen that the output decision has been held for lOnS instead of 5nS ata 100 MHz clock
frequency.
3.4 Summary
The comparator is a key part in the analog DFE becauseit limits the DFE
operating speed. The speed limitations in the existingcomparators have been thoroughly
investigated. Based on this, an improved comparatorwas obtained with an operating
speed up to 120 MHz and well fitted in the DFE system. Becausethe comparator only22
needs a single-phase clock, the clock generating circuit is much simpler than other
circuits in comparators which need multi-phase non-overlapping clocks.
For a further improvement, the input transistors M, and M2 in thecomparator
shown in Fig 3.2 may be replaced by a differential amplifier. This will resultin a
comparator with higher resolution and lower input offset.V
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Chapter 4.6-bit 240MHz D/A Converter
The D/A converter (DAC) required in the analog DFE must operateat more than
100 MHz clock frequency and with at least 6-bit resolution. By studying theexisting
DACs, an improved high speed DAC which is well compatible with the otherblocks in
the DFE is obtained. Special attentation is paid to improving the current switch driving
circuit, and reducing the power consumption.
4.1 Basic Structure
Almost all of the high speed DACs are based on the current-steering technique
[11]-[14]. The proposed DAC is also based on this technique. The basic 6-bitstructure of
the current-steering technique is shown in Fig 4.1. The lowerpart is a set of binary-
weighted cascode current sources in which the transistors in the higher linehave smaller
sizes than the transistors in the lower line. This will make thestray capacitances
connected to the common-source terminals of the switches small.
bias2
biasl
Fig 4.1 Basic structure of the current-steering DAC25
The binary-weighted current sources will be switched towards to the outputs by
the differential switches S, to S depending on the value of the input digital data which
controls the switch driving circuits.
In order to achieve fast operation, several effects have to be taken intoaccount.
First, the time that the current differential switching transistors Ma and M,are
simultaneously in 'on' or 'off states must be as small as possible. This is because if both
switches are off the output nodes of the binary-weighted current sourcesare rapidly
discharged, bringing the current sources themself into the nonsaturation region. The
following recharging of the output nodes slows the operation of the circuit. On the other
hand, if the differential switches are simultaneously turned on, the current division
between the two paths is out of control. If the situation occurs for a relatively long time,
a glitch in the output current results. To make the simultaneously 'on' and 'off time small,
the transition time of the driver's output must be keptas small as possible, and the
transition point should be located in the middle transition region.
Second, the driver's output voltage must be restricted to such levels that the tail
currents of the differential switches are just switched to the different output lines. There
are four reasons for this requirement:
(a) The voltage excursions at the output terminals of the binary-weightedcurrent
sources will slow down the operation of the circuit due to the continuous charging
and recharging of the parasitic capacitances present at these nodes.
(b) A large voltage excursion at the output terminals of the binary-weighted
current sources will make the cascode transistors in the current sources operate
in the nonsaturation region and degrade the binary currentaccuracy.26
(c) The transistors used in the differential switches havea large width in order to
carry a large current, thus their gate capacitance, which makes up the load of the
driver, is large. In order to increase the switching speed, the driver'soutput swing
should be clamped to the minimum allowed value (about 0.5V).
(d) The feedthrough of the digital input data to the output, which is proportional
to the digital input swing, should be minimized.
From the above explanation, we know that the major task in achievinghigh speed
DAC is to design the differential switch driver to meet the above requirements.Since the
distortion performance of the DAC can be severely limited by theaccuracy of the
individual bit currents, special attention is also requiredto keep all of the binary-
weighted currents accurate to within half an LSB current.
4.2 Differential Switch Driver Design
From the above section, we know that the driver isa critical part for the high
speed DACs. Several driver schemes already exist [11] 4141 Fig4.2 shows a typical
driver circuit and a differential switch for a single bit section given inreference [11]. It
can be seen that the differential switch is connected to the output of the driverat the left-
hand side of the diagram. The driver is built out ofan NMOSFET differential pair M,
and M, controlled by the digital input data and loaded by thediode-connected transistors
M5 and M6. The output level and swing are determined bythe values of the current
sources I, and I and the size of the transistors M5 and M6. Theuse of the current source
IZ is to obtain a well-defined switching level and toguarantee the speed since the load
transistors M5 and M6 always stay active.27
Fig 4.2 A driver circuit given in reference [11]
This driver works well at a clock frequency up to 50 MHz, butcan not be used at
higher frequencies. The reason is that its output hasa relatively large transition time
because of the limited slew-rate at its output. It's true that the slew-ratecan be increased
by increasing the biasing current I, and using larger transistors M5 and M6.Unfortunately,
the output level is also related to these components. Changingthe values in these
components also changes the output level which should be kept at about thesame value
for all of the drivers. Furthermore, thepower consumption will also be largely increased.
In order to make the DAC operate at a speed larger than 100MHz,we generate a
new driver circuit by using a positive feedback at its output nodes,as shown in Fig 4.3.
The input digital data is applied to the gates of M, and M4.The input difference will be
amplified by the cross-coupling transistors M8 and M9 whichform a positive feedback
loop. Therefore, the output during the transition period willquickly sweep over the
transition state and clamped to the pre-set stable levels. Thecurrent sources I, are added
for the same reason as the current sources I, in the circuit shownin Fig 4.2. The current28
sources M5 and M6 are used here to limit the power dissipation based on the required
operating speed and to set the required output level. Obviously, to achieve higher
operating speed the current sources have to be larger. The required output leveland
swing can be obtained by properly setting the current sources I M, and M, together
with the size ratios of the transistors MM M5,M6,and M.7.
Vdd
bias2
biasl
Fig 4.3 The proposed high-speed driver circuit
The proposed driver works very well at clock frequenciesup to 240 MHz. The
simulations show that transition point in the output is almost locatedat the middle of the
transition even if the digital input data has a skew. Thepower consumption can be easily
controlled by the current sources M5 and M6 basedon the required operating speed. Fig
4.4 gives the simulated output of the proposed driver (labeledby outs and out2) when
putting it in the DAC. For comparison, the simulatedoutput of the driver shown in Fig
4.2 (labeled by out 1 1 and out22) is also given. Both drivers have thesame input in which
a small skew exists. It can be seen that the output of the circuit in Fig 4.2 hasa larger
transition time and its transition point is not in the middle positionbut in the higher
voltage level instead. This will result in a relative longer simultaneously'on' period in theV
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differential switch, and hence a larger glitch noise will appar at the output of the DAC.
However, the output of the proposed driver meets the requirements. The transition point
is about in the middle of the transition region and its level is about 2.35V. Theoutput
swing can be found from 2.1V to 2.6V.
4.3 Accuracy Consideration in the Binary-Weighted Current Sources
The DAC linearity depends on the matching andon the output impedance of the
binary-weighted current sources. Because the voltage level and swingat the output
terminals of the current sources have been set to the proper level, the cascode transistors
in the current sources can be guaranteed to work in the saturation region. Therefore,the
output impedance of the current sources are very large (typically more than 2001(Q) and
their effects can be neglected.
The matching among the current sources can be improved by usinglarge
transistors and by using a symmetrical layout. As mentioned inSection 4.1, the
transistors M, to M6 in the current sources shown in Fig 4.1 have large size.The current
accuracies mainly rely on the matching among these transistors.
The symmetrical layout configuration of the 6-bit binary-weightedcurrent
sources is given in Fig 4.5. The effects of the doping gradients or the oxide thickness
gradients on the accuracy of the bit currentsare eliminated by the symmetrical
distribution of the unit current sources that makeup each bit current across the line. In a
geometric sense, the centroid of the composite currentsources is located at the center of
the line. Simulations show that both integral and differential linearitiesare less than
0.5LSB with the symmetrical layout. Fig 4.6 gives the simulated DACoutput with a
large swing. The upper-level subplot is one of the driver'soutputs, and the lower-level31
subplot is the output of the DAC. The simulated total power dissipation in the DACis
about 14.2 mW.
321 161 81 21 1
111111III
INEEM)
Fig 4.5 Symmetrical layout configuration of the 6-bit currentsources
4.4 Summary
The design of a high speed DAC has been presented. The key point isto drive the
differential switches in the proper way. A new driver circuit with positive feedbackhas
been proposed. Compared to the other driver schemes, the proposed drivergives an
optimized driving waveform, and thus higher speedcan be achieved.
The accuracy of the binary-weighted currentsources has been guaranteed by
using the cascode structure and the symmetrical layout. Basedon the simulations, the
nonlinearity of the DAC is less than 0.5LSB.3.40=
3.350-
:
; V 3.30
0
3.250=
3.20-
N
A
1
3.150_
3.050
300.0U _
3.10-
:
1110TO A CONVERTOR
96/06/25 19!20153
280.0U _
260.0U _
240.0U :
220.0U _
200.0U _
180.0U_
160.0U _
-
140.0U
TDTA33.TRO
=18
:19
-
TOTA33.TRO
-I(V)00
2.0N.
\ / \ / \ /
Is."41--- -1-- L- L I---1---4
4.0N G.ON
TIME (LIN)
I I I
8.0N
-e
I(V200
:
10.0N
Fig 4.6 Simulated Large swing Current Outputs of the Proposed DAC33
Chapter 5. Results and Conclusions
The DFE system has been built by using the circuits presented in the previous
chapters. The corresponding layout has also been completed, while the layout of the
digital FIR filter has been carried out separately by another student.
5.1 Simulations of the DFE Circuits
The DFE system shown in Fig 1.2 has been built by inserting the proposed
circuits to the corresponding blocks. One-tap of the FIR filter has been included. A 1V
peak-peak 35 MHz differential sine wave signal is applied to the input of the V-to-I
converter. The clock frequency has been set at 100 MHz. Comprehensive simulations
have been conducted based on the built DFE in which the DAC has been switched from
its full output range to an LSB output range. Simulations have shown that the right
decisions have been made for all the different DAC outputs. Fig 5.1 gives the simulated
results of the output of the DAC (second subplot), input signals to the comparator (third
subplot), the decisions made by the comparator (fourth subplot), and the final output of
the DFE (the last subplot). The DAC output switches between 2nd MSB current in this
simulation. Fig 5.2 presents the similar simulated results when the DAC output switches
between the 1LSB current. It can be seen that the right decisions have been made and
each decision can be kept for about 10 nS at the DFE output. The total simulatedpower
dissipation in the DFE is about 24.32 mW.v
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5.2 Layout
The layout of the presentedcircuitshasbeencarefullyconducted. An inter-
digitized technique has been frequently used to make the matched transistors. Appendix 1
presents the layout of the V-to-I converter and the summing circuit. Appendix 2 gives the
layout of the comparator. Appendix 3shows the layout of the DAC. The overall
layout of the proposed circuits is given in Appendix 4.
5.3 Summary
The design and layout of the analog DFE has been presented in this thesis. The
performance of the DFE system based on the building blocks has been simulated, anda
set of optimized feedback coefficients have been obtained. The overall performance of
the DFE can be checked by simply using the optimized coefficients directly when the
chip is ready for test.
5.4 Future Work
The DFE system built here is a simplified version. A complete DFE should
include the forward filter implemented by using a biquard continuous-time filter, andthe
feedback equalizer coefficients must be adaptable basedon the LMS algorithm.
The system accuracy may be increased by insertinga differential current
amplifier between the V-to-I converter and the comparator. This will increasethe
resolution in the comparator while the power dissipation remainsat the same level.37
Bibliography
[1] J. E. C. Brown et al, "A Comparison of Analog DFE Architecturesfor Disk-
Drive Applications," Proc. IEEE Int. Symp.on Circuits and Systems, Chicago,
pp 99-102, May 1992.
[2] J. M. Cioffi, "Adaptive Equalization in Magnetic-Disk StorageChannels," IEEE
Communications Magazine, pp14-29, Feb. 1990.
[3]J. G. Kenney, "A System Architecture for Multi-Level DecisionFeedback
Equalization," IEEE Trans on Magnetics, Vol.30, No.6,pp 4218-20, Nov. 1994.
[4] R. Mittal et al, "A General Purpose Backward Equalizer for DecisionFeedback
Equalization," Proc. IEEE Int. Symp. on Circuits and Systems,pp1033-1036,
Seattle, May 1995.
[5] A. Nedungadi et al, "Design of Linear CMOS TransconductanceElements,"
IEEE Trans. Circuits and Systems, Vol.31,pp 891-894, Oct. 1984.
[6] H. Khorramabadi et al, "High Frequency CMOS Continuous-timeFilters," IEEE
J. of Solid-State Circuits, Vol.19, pp 939-948, Dec. 1984.
[7] B. Razavi, "Principles of Data Conversion System Design," IEEEPress, New
York, 1995.
[8] A. Yukawa, "A CMOS 8-bit High Speed A/D Converter IC,"IEEE J. of Solid-
State Circuits, Vol.20, pp 775-779, June 1985.
[9] B. J. Mc Carroll et al, "A High Speed CMOS Comparatorfor Use in an
ADC," IEEE J. of Solid-State Circuits, Vol.23,pp 159-165, Feb. 1988.
[10]G. M. Yin et al, "A High-speed CMOS Comparator with8-bit Resolution," IEEE
J. of Solid-State Circuits, Vol.27, pp 208-211, Feb. 1992.
[11]C. A. A. Bastiaansen et al, "A 10-bit 40Mhz 0.8-urn CMOSCurrent-output D/A
Converter," IEEE J. of Solid-State Circuits, Vol.26,pp 917-921, July 1991.
[12]K. L. Fong et al, "A 10-bit Semi-algorithmic Current-modeDAC," Proc. IEEE
Int. Symp. on Circuits and Systems, pp 978-981, Chicago,1993.
[13]A. Cremonesi etc, "A 100 Mhz CMOS DAC for Video-graphicSystems," IEEE
J. of Solid-State Circuits, Vol.24, pp 635-639, June 1989.38
[14]S. Y. Chin etc, "A 10-bit 125 Mhz CMOS D/A Converter with Threshold
Compensated Current Sources," IEEE J. Solid-State Circuits, Vol.29,pp 1374-
1380, Vol. 1994.39
Appendices46,4shoulaziamilidapwadwit HI
I .1'I 1q., I It .". "
opov;';"111,03.14110,111900,,,morq...,/,,,,,Ipmnionitmoliimorimpiloovroolgtiro.mmirwlImillmorm^rr000lliNrier Pril1111111,111111m1"170m1"Mtirrill:Imminommilmql"m114111""7"1"""
.11,
w,../bum liziea aus.
':I mreq:1.1qm
INN
,TRIINIUr' Pr
4114 [4.44r7(4;
1 1,-./,.."-..4.k.,il. tI MIIIMIMI;amIIIMIM II.1 4.1Z
../..111..Wawa' ,. lidaggial .....1111,wwialkc1...4,11s. - Ilimiktud
, 1 ; ,_ _ t.. ,_ , ,.,, :
'4'1.11_':''"11_ -, 1.1,.. ,
......I.' .; I. 9, _ .-
1-1141-- : '..11-1.4'' I-- i ,i ' -i i.( - i
11111'--111'ea
".".2','.1111.1MliMINNIIIMIIIIMNIMIIN7
.-It iE......,'.1si,s ..:1
4
r, ode* :11.544-.1e.,
111
1,1,11
111i41111,orm
CI 4-1, irrii13,11:"_} r, 1:,[17) a_mrticoic 4.,Ti 1-.4747:10:1.C142
Appendix 3. Layout of the DAC
r.1 ow-41.- 0 MEM f 1.17,1S111N 1 ft moons
USW
1:=4.03d ...nrI
raittaivi
01.1130
FriffiltS r
0.161
Iliiiiii."40.11;411
4.1.41010t1
111111
11:11 .11111
111!-.4.
g;VIMMII
0011.03ill
Via:17::011
rill:#11
ail
g 3
lir 11,7e*/*I3U Itr......113
.131d
Arli.
ini 2_1
hii;,11111111.1.au
1:#11. WWI a
.,:=110111-
Li.:01161
ar--4100aima cli.";_;_j,43
Appendix 4. Layout of the Analog Circuits in the DFE
1:=I--ILI
1.1111=-"
111.7_11".11dir
III ii'ii
II i=i11.11:11
r:'-1411111E101
,,:=1110:11111
1..-f.-141.1.:1161
I II-
:--4400111111
11:111111
f.J.!
"64.11:111
.4=141.11.1.11
..
Sri til
r4t001'11
1#="gtni
Eca
ri:--,'""11'
IIII II
11111;11.111
67...101131111
1101:111 i../3160
011111111
le,;=allt1:11
"%Oa. I311 I II"
liliCI.1111111
::"*.1131111
*11116
0:04.011:11
11.17L
&':'411111:1111
.::=414.1111111
III'
110t-?N. "1aid1.
12'4